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Resum 
 
El manteniment del ferrocarrils es produeix de nit en ambients sorollosos. És 
necessari un sistema que previngui els accidents laborals mentrés les vies 
dels trens són restaurades.  
 
La tesina del màster es centra en la migració d’un sistema esteroscòpic de 
càmeres desenvolupat en Matlab a un sistema encastrat. Un sistema 
estereoscòpic de càmeres és capaç de mesurar la distància a un objecte 
utilitzant les imatges de dos càmeres diferents separades a una distància 
coneguda.   
  
El sistema encastrat utilitza la placa TMS320DM814x. La plataforma inclou un 
ARM Cortex A8 i la DSP C674x de coma flotant que el fa perfecte per sistemes 
digitals de video. Per dur a terme aquesta migració s’ha utilitzat el C6ACCEL 
que  interactua entre el DSP i el ARM. El C6ACCEL té varies funcions 
implementades però també permet crear de noves. 
 
L’ autor de la tesina ha optimizat una part dels algoritmes de Matlab d’un 
temps inicial de 8 segons fins a 94,7 ms.  
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Overview 
 
 
The maintenance of the railways is done at night in a noisy environment. A 
system is needed to prevent the occupational accidents while the train tracks 
are restored.  
 
The master thesis is focused the migration of a stereoscopic camera system 
developed in Matlab to an embedded environment. A stereoscopic camera 
system is capable of measure the distance of an object using the images of 
two different cameras knowing the separation between them. If an object is 
detected inside a specific area with a distance lower than a threshold, an alarm 
is generated. 
  
The embedded system used is the TMS320DM814x DaVinci board. The 
platform includes an ARM Cortex A8 and a floating point DSP C674x that 
makes it suitable for digital video systems. To execute the migration, the 
C6EZACCEL would be used.  It interacts between the ARM and the DSP that 
has its own library. The C6EZACCEL has several functions implemented but 
also allows to create new ones.  
 
The author of the master thesis has optimized a part of the Matlab algorithms 
from an initial execution time of 8 seconds to 94,7ms. 
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INTRODUCTION 
 
 
The master thesis is involved in the Argus product (Active Reverse Guide 
System) of the IDNEO Technologies where the author has been working for a 
year collaborating in the designing of the hardware as well of the software.  
 
Argus, a railway project, is a stereoscopic camera system able to detect any 
object in front of it in a certain distance. The system is composed by two 
cameras that are continuously acquiring images and it is installed in the railway 
engine.  
 
Argus prevents the occupational accidents while the train tracks are restored. 
The maintenance of the railways is done at night in a noisy environment. The 
developed system advises with a buzzer and/or a led when an object is inside 
or cross the train tracks. The system needs to process the images on real-time, 
so the execution time of the algorithms become important.  
 
The master thesis is focused on the optimization of the algorithms to reduce the 
execution time. As a complex project, it is developed by different departments 
and people. The algorithms have been designed in the Matlab software by the 
image processing technicians. The author of the report was the responsible to 
migrate and optimize a part of these algorithms from the Matlab environment to 
an embedded one.  
 
In Chapter 1, we explain the TMS320DM814x, a TI evaluation board composed 
by a DSP and an ARM processor. We use an evaluation board to optimize the 
algorithms while the hardware department finishes the designing of the 
embedded system. The features of the computer used to evaluate the execution 
time of the Matlab algorithms are also explained. Chapter 2 contains information 
of the C6Accel API that allows the memory share between the ARM and the 
DSP and the parallel working.  
 
The techniques used in the algorithms to reduce the execution time are 
presented in the Chapter 3. In Chapter 4, we explain the Argus system. We 
divide the Argus system in three main blocks. The first one gets the images 
from both cameras, detects the edges and interpolates the images. The second 
block processes the edges and determines if they are common in both images 
or not. The third block makes a disparity analysis and determines if inside a 
specific region there is an object or not. Although the report is centered in the 
optimization of the first block, the author also collaborates in the other ones.  
 
The results of the optimization are presented in Chapter 5, which includes an 
evolution of a function from the Matlab environment to the embedded system. 
We calculate the execution time of each function in the ARM and DSP of the 
block 1 and decide the best call sequence to reduce even more the time. To 
sum up, Chapter 6 details the targets reached and future work lines.   
  
 
  
CHAPTER 1. WORK ENVIORNMENT  
 
 
 
The Chapter 1 shows the work environment of the project. The digital media 
processor is explained with its main features and also an explanation of the 
personal computer used to test the Matlab algorithms. 
 
1.1. TMS320DM814X 
 
 
A powerful processor is needed to analyze the images coming from the 
cameras of the system on real-time. One of the best solutions in the market is 
the TMS320DM814x manufactured by Texas Instruments. 
 
The TMS320DM814x is a SoC (System on Chip) of the TI DaVinci family that 
includes an ARM Cortex A8, a floating point DSP C674x and several user 
interfaces like Gigabit Ethernet, USB and Parallel Camera Interface among 
others. It is ready for low power consumption and has a graphics accelerator 
that allows applications with a high image quality. A display subsystem is also 
incorporated to connect with external display. The schematic Fig. 1. 1 below 
shows the main blocks of the DaVinci Processors.  
 
 
 
 
 
Fig. 1. 1 Block diagram of a DaVinci Processor. 
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1.1.1. Features 
 
A list of the main features of the ARM and DSP is shown below. Further 
information of the TMS320DM814x can be found at the Texas Instruments site 
[1]. 
 
 
Table 1. 1 Main features of the TMS320DM814x 
 
Possible applications Image processing (video 
security, video conferencing, 
video phones...). 
Operating Systems Linux, Android, DSP/BIOS. In our 
case, we use the Angstrom Linux.  
DSP C674x 
DSP Instruction Type Floating and Fixed Point 
DSP maximum frequency 750 MHz 
ARM CPU ARM Cortex-A8 
ARM maximum frequency 1GHz 
Video Acceleration 1 HDVICP (450 MHz) 
Video capability Decode, Encode, Multi-Channel, 
Transcode, Multi-format. 
TI Audio codecs AAC-LC/HE, MP3, G.711 
TI Video codecs H.264 BP/MP/HP, MPEG-4, 
MPEG-2, JPEG/MJPEG 
Video resolution 1080p 
On chip L1 Cache 64 KB (ARM). 64KB (DSP) 
On chip  L2 Cache 512KB (ARM) 256 KB (DSP) 
General Purpose Memory 16-bit GPMC, LPDDR, NAND flash, 
NOR flash, Pseudo-SRAM, SRAM 
DRAM 2x32-bit (DDR2-800, DDR3-800, 
LPDDR-400) 
Peripherals USB (2), EMAC, PCIe, SATA, 
MMC/SD (3), CAN (2), UART(6), 
I2C (4), McASP(6), SPI(4), LCD 
(2), HDMI. 
IO Supply (V) 1.8-3.3V 
Operating temperature 0-90ºC 
 
. 
 
All the algorithms have been tested in a TMS320DM814x board with the follow 
settings: 
 
 Operative System: Arago Project (Linux) 
 ARM frequency: 400 MHz 
 DSP frequency: 500 MHz. 
 Bootloader: NTFS 
 
  
 
 
Fig. 1. 2 TMS320DM814x [1] 
 
1.1.2. ARM Cortex-A8 
 
The processor ARM Cortex A8 is based on the ARMv7 architecture and is able 
to run with a frequency up to 1GHz with a single core. The low power 
consumption, less than 300mW, makes it suitable for power-optimized 
applications as mobile phones. The ARM does not support floating-point but 
can emulates it. This emulation causes a decrease of the performance.  
 
 
 
1.1.3. DSP C674x 
 
 
The DSP C674x belongs to the new generation floating-point DSP C6000 with 
64 general-purpose 32 bit registers and eight functional units as the Fig. 1. 3 
represents. 
 
The eight functional units are:  
- .D (.D1 and .D2) handles data load and store operations. 
- .S (.S1 and .S2) handles shift or compare operations. 
- .M (.M1 and .M2) handles multiply operations. 
- .L (.L1 and .L2) handles logic and arithmetic operations. 
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Fig. 1. 3 High level C6000 DSP Architecture [1] 
 
 
The device has a complete set of optimized development tools, including an 
efficient C compiler and an assembly optimizer.  
 
The C6000 devices are able to execute up to eight instructions per cycle, 
improving the performance of typical DSP by ten. An instruction packing is also 
included reducing the code size and power consumption as the Appendix C 
shows. The different types of data-support (8/16/32 bits) provide efficient 
memory for a variety of applications. 
 
Specifically the C674x includes these main additional features: 
 Each multiplier can perform two 16x16 or four 8x8 multiplications every 
clock cycle. 
 The common instructions (AND, ADD, LD, MPY) have a 16 bit version to 
reduce the code size. 
 Hardware support for single-precision (32 bit) and double-precision (64 
bit). 
 Use advance VLIW to achieve high performance through increased 
instruction-level parallelism. 
 Fully pipelined branches. 
 
1.2. Personal Computer 
 
The algorithms have been done in the technical software Matlab R2009b. The 
computer used to run them is: 
 
 Processor: Intel Core Duo CPU P8600 @ 2.4GHz  
 RAM: 4GB 
 OS: Windows 7 32bits 
 
All the Matlab results show in this report has been obtained with the computer 
listed above.  
 
  
CHAPTER 2. C6EZAccel 
 
 
 
One of the main problems of a digital processor system is the memory 
management. The C6EZAccel, developed by Texas Instruments (TI), is an API 
that simplifies the management of shared memory between the ARM and DSP. 
 
C6EZAccel consists of a DSP algorithm that follows the algorithm interface 
XDAIS (eXpress DSP Algorithm Interoperability Standard) of the TI improving 
the execution performance of the algorithms. The C6EZAccel API abstracts the 
cache management, address translation and parameter passing of the ARM to 
DSP. 
 
 
Fig. 2. 1 Schematic of the intercommunication between the DSP and ARM [2] 
 
 
 
2.1. Advantages and disadvantages 
 
The C6EZAccel is an easy application interface with simple invoking ARM APIs 
to DSP functionalities. Consequently to this simplicity of use, the learning curve 
is reduced and the time to market of the application is also reduced.  
 
Texas Instruments also develops optimized libraries for DSP like the Math API, 
Signal Processing API or even the Image API. Although the users can develop 
their own libraries, more libraries are expected in a closer future. Moreover, all 
the APIs and algorithms implemented are independent from the SoC target 
platform, thus the code is portable to various platforms. 
 
One of the most important advantages is that C6EZAccel allows asynchronous 
and synchronous modes. The asynchronous mode enables parallel processing 
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on DSP and ARM, reducing the execution time of the application. As we can 
see in the Fig. 2. 2 below, the processor load is optimized with asynchronous 
calls.  
 
 
 
Fig. 2. 2 Processor load of the SoC as function on the running mode [2] 
 
 
On the other hand, the main disadvantage is the C6EZAccel overhead. The 
overhead is the additional time included by the C6EZAccel for the interaction 
between the ARM and the DSP. This additional time comes from:  
 
 Address translation from ARM-side (virtual address) to DSP-side 
(physical address). 
 Transitioning execution from ARM to DSP-side processing. 
 ARM side cache invalidation of buffer passed from the ARM to the DSP. 
 Invalidating cache of the buffers so the DSP manages the right data. In 
case of large data buffers, this process is so slow. 
 Activating, processing, desactivating the C6EZAccel algorithm on the 
DSP. 
 Writing back the cache of the buffers so the ARM sees the right data. 
 Transitioning execution from DSP to ARM-side processing. 
 Address translation back from DSP-side physical to ARM-side virtual. 
 
 
The average time of the steps described before is approximately 6ms.This 
overhead make no satisfactory performance on small data buffer sizes. The 
best way to solve this problem is to make a single call to a DSP function with all 
the parameters needed. Once we are in the DSP side, then we invoke all the 
functions before come back to the ARM side.     
  
 
 
Fig. 2. 3 Block Diagran view of calling multiple DSP kernels in C6Accel [2] 
 
 
The previous schematic (Fig. 2. 3) shows to possible ways to run an application 
from the ARM and DSP. The Application 1 makes “n” C6Accel calls from the 
ARM to the C6Accel API, adding “n” overhead to the execution time of the 
application. On the other hand, the Application 2 is more efficient than the 
Application 1. The Application 2 makes a single call to a DSP kernel and then 
inside the DSP makes several calls to functions. The waste time for the 
interaction between the ARM and the DSP is reduced with the Application 2.  
In our case, we choose the way of Application 2. 
 
 
 
 
2.2. Devices supported 
 
There are different two-core heterogeneous SoC processors from Texas 
Instruments that support the C6EZAccel. The table below shows these devices, 
specifically the ARM+DSP ones which run Linux on the ARM; the yellow one is 
the selected for the project.  
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Table 2. 1 List of devices able to run the C6EZAccel [3] 
 
 
TI Device Number ARM Core Type DSP Core Type Version 
OMAP-L137 ARM926EJ-S TMS320C674x fixed 
and floating point DSP 
v1.x or earlier  
OMAP-L138 ARM926EJ-S TMS320C674x fixed 
and floating point DSP 
v1.x or earlier 
OMAP-L138 ARM926EJ-S TMS320C674x fixed 
and floating point DSP 
v1.x or earlier 
OMAP3530/25 ARM Cortex-A8 TMS320C64x+ fixed 
point DSP 
v1.x or earlier 
DM370 ARM Cortex-A8 TMS320C64x+ fixed 
point DSP 
v1.x or earlier 
DM6467 ARM926EJ-S TMS320C64x+ fixed 
point DSP 
v1.x or earlier 
DM8168/C6816X ARM Cortex-A8 TMS320C674x fixed 
and floating point DSP 
V2.x or later 
DM8148 ARM Cortex-A8 TMS320C674x fixed 
and floating point DSP 
V2.x or later 
 
 
2.3. DSP kernel 
 
The DSP has implemented an algorithm with several kernels ready to be 
invoked from the ARM with the C6Accel API, but maybe the user needs to 
create his/her own kernels. Instead of using the implemented ones of TI, we 
decide to develop most of them.   
 
The C6Accel provides an algorithm with a large number of kernels. The 
algorithm implements the XDAIS interface (eXpress Dsp Algorithm Interface 
Standard), helpful to create and delete instances of algorithm. Moreover, the 
algorithm also implements the iUniversal interface that provides a description of 
the functions and arguments to be used by the algorithm. 
 
 
 
  
2.3.1. Function IDS 
 
Each kernel of the XDAIS algorithm has a unique function ID that the codec can 
identify. The list of the functions ID is in the header file iC6Accel_ti.h at the 
C6Accel directory (ti\sdo\codecs\C6Accel).  This function ID is composed by 32 
bits: 
 
 
 
Vendor Field for customer 
added custom kernel  
Field to identify type of DSP 
function 
Field for function ID for kernel 
to be executed on DSP 
Fig. 2. 4 Structure of an ID function [3] 
  
 
The first field (8 bits) is used to identify the vendor ID that in the case of TI is 
0x01. The next field (8 bits) identifies the category of function being executed as 
the Table 2. 2 below indicates. 
  
 
Table 2. 2 Codification of the category of function [3] 
 
XX01XXXX DSP Library 
XX02XXXX IMAGE Library 
XX03XXXX MATH Library 
XX04XXXX ANALYTICS Library 
XX05XXXX MEDICAL Library 
XX06XXXX POWER CONTROL Library 
XX07XXXX AUDIO SPEECH Library 
 
 
 
The third field (16 bits) is reserved to identify the kernel that is to be executed 
on the DSP.  
 
 
2.3.2. Extended Input Arguments 
 
The extended input arguments structure carries information such as the number 
of functions being called in that particular API call and an array of function 
structures listed below. 
 
 
 
iC6ACCEL_InArgs( 
  Int size; 
  Int Num_fxns; 
  FXN_struct fxn[MAX_FXN_CALLS]; 
} CODEC_InArgs; 
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struct FXN_struct{ 
  XDAS_Int32 Fxn_ID; 
  Int Param_ptr_offset; 
}FXN_struct; 
 
 
Each one of the function has its own parameter structure defined in the 
iC6ACCEL_ti.h interface header file. An example of a parameter structure is 
shown below where InArrID1 and OutArrID1 are integer buffers and Col is an 
integer scalar.  
 
 
struct IMG_median_3x3_8_Params{ 
                                     unsigned int InArrID1; 
                                     unsigned int OutArrID1;  
         int  Col; 
                                      }IMG_median_3x3_8_Params; 
 
 
All vectors to be passed to the functions are passed using the inBuffs and 
outBuffs of the Universal process API calls. Each function parameter structure 
contains IDs that are responsible to identify the correspondence between the 
inBuffs and outBuffs shared and the function argument. 
 
 
2.3.3. Memory management 
 
As we said before, the application code runs on the ARM while the codecs run 
on the DSP. The DSP and ARM exchange information using a shared memory 
in the DDR2 defined in the CMEM module.  
 
The DSP processes buffers and data aligned contiguously in memory while the 
ARM can work on fragmented buffers thanks to its MMU (Memory Management 
Unit). 
 
The best way to create a aligned contiguously memory is using the function 
Memory_alloc() provided by TI. The function defines memory blocks on the 
memory region defined in the CMEM module (by default the start address is 
0x96C00000 and a maximum size of 20MB). If the programmer uses other 
functions to reserve memory, as for example “malloc”, the C6Accel could not be 
able to translate between the physical to virtual address, making impossible the 
interaction between ARM and DSP [5]. 
 
 
  
2.4. Using C6EZAccel in an ARM application 
 
 
The implementation of a new DSP function involves different files as the 
schematic Fig. 2. 5 shows. In this section, we briefly explain the content of each 
file. We do not include any one of the files where the functions ID are defined. In 
the Appendix A is included all the steps that the user has to follow to success 
when a new DSP function is defined. 
 
 
 
 
Fig. 2. 5 Schematic of a DSP function call [3] [4] 
 
The appmain.c file is the responsible to allocate in memory all the buffers, to 
create the c6accel handle and of course to invoke the functions. The main code 
cannot invoke a DSP function directly. We need to call what we call “C6accel 
function”. They are defined in the c6accelw.c   
 
The C6accelw.c file contents all the C6Accel functions. A C6Accel function 
adapts all the parameters to fit in the iUniversal framework implemented in the 
XDAIS. The C6Accel functions always have the same structure: the c6accel 
handle, input variables and output variables. The input variables are 
encapsulated in the input buffers while the output variables in the output buffers. 
There are up to fifteen input buffers and others fifteen for the output buffers.  All 
the buffers need to be defined and assigned to one of these fifteen. Even if we 
want to return a single value, we need to spend a buffer of one position. Once 
we define the buffers, we must assign the function ID and call the 
universal_process (c6accel.c). 
Migration of a stereoscopic camera system from Matlab to the TMS320DM814x Davinci platform   15 
 
The c6accel.c file includes the function universal_process that is the one that 
discerns between the different libraries. The algorithm applies a mask to the 
function ID to determine which one of the libraries should call.  
  
In the library file (c6accel_stauplib.c), we apply another mask to determine the 
function to call. All the parameters are checked before we invoke the DSP 
function. 
 
The DSP function file (Function1.c) runs the entire implemented algorithm. The 
DSP function must be defined as void, they cannot return a value. All the 
C6accel functions returns an error code, helpful to determinate what is the 
cause of a possible error.  
 _EOK (0): No error happens. 
 _EFAIL (-1): Error appears when invoke the Codec Engine interface. This 
error often is caused if the buffers/vectors being passed to the codec are 
not assigned as contiguous memory. It can also occur if the application 
makes an asynchronous call to C6EZAccel when there is already a 
pending asynchronous call. 
 _PARAMFAIL (-6): Error due to invalid parameters. This error occurs 
when the parameters passed do not satisfy the parameter specifications 
of the underlying kernel. 
 _FXNIDFAIL (-7): Error on function ID passed. This error appears when 
the application passes a wrong function ID to the codec. In such case, 
please verify if the function ID being passed that is defined in the 
application codec interface header file iC6accel_ti.h. 
 
If the DSP returns a value different from zero, the C6Accel will understand that 
an error has happened and it will not allocate the data in the buffers.  
 
  
CHAPTER 3. TECHNIQUES TO REDUCE THE 
EXECUTION TIME 
 
 
There are different techniques to optimize your algorithms and reduce the 
execution time of the application.  
 
First of all we explain techniques to be applied in the algorithms that are useful 
in all the architectures (not only for the C6000 family). Each one of them has a 
numeric example to show the real effect when they are applied in an algorithm. 
A second block of techniques relative how the libraries and intrinsic instructions 
of TI could reduce the execution time. The software pipelining concept is also 
explained to improve the efficiency of the application. 
 
The chapter is concluded with a description of the compiler used by TI and 
which is the best “level of optimization” option to achieve the best performance. 
 
3.1. Algorithms 
 
One of the first optimizations in a system is in the manner that the algorithms 
are implemented. The strategies presented below are efficient when the 
algorithms are invoked so many times, as for example to manipulate an image 
of 752x480 (360.960 pixels) stored in an array of 8 bits. 
 
 Use the properly size of variables for each case. The programmer often 
declarates an integer variable as int (32b), neglecting if a short (16b) or a 
char (8b) variable is enough. The Table 3. 1 shows the required clock 
cycle by the .M for each operation. For example if we want to implement 
an algorithm that multiplies the pixel value by a constant, we obtain the 
next execution times (only is taken into account the multiply operation): 
 
Table 3. 1 Clock cycles of each .M unit 
 
Operation Operations/Clock 
cycles 
Execution time 
of the example 
(f=500MHz) 
32bx32b 1 721,92 us 
16bx32b 1 721,92 us 
16bx16b 2 360,96 us 
8bx8b 4 180,48 us 
 
 
 
Migration of a stereoscopic camera system from Matlab to the TMS320DM814x Davinci platform   17 
 Reutilization of common expressions and avoid unnecessary 
intermediate variables like the example below shows: 
 
 
 
 
 
 
 
 
In the CODE A, the CPU executes four adds and three assignments or 
loads. On the other hand, in the CODE B, the CPU only executes two 
adds and two loads (we can exchange f to a in CODE B).  If this piece of 
code is executed in each pixel of our image (752x480), the CODE B 
executes 721.920 adds less than CODE A and 360.960 loads. If all the 
variables are char (int8) and taking into account that in one cycle of clock 
the system can add up to 4 operations and the DSP is running with a 
frequency of 500MHz  then: 
 
 
Cycles of clock A=(4*752*480)/4 + (3*752*480)=1.443.840  2,88ms 
 Cycles of clock B=(2*752*480)/4 + (2*752*480)=902.400  1,80 ms 
 
 
 
 Reorganize the operands of an operation. Mathematically, there is no 
difference between the CODE A and CODE B below. If we look careful 
what the system does in both blocks some differences appears.  
 
 
CODE A   a=b*c*(d+e) 
 
The “b” variable is moved to a register and then is multiplied by the “c” 
variable. The result is storage in a temporally register. Then “d” is loaded 
into a register and added to “e”.  The temporally register is multiplied by 
the result of the add between “d” and “e”. The last step is to copy the 
result of this multiplication to the “a” variable.  
 
 
CODE B   a=(d+e)*b*c 
 
First “d” is loaded into a register and then is added to “e”. The result of 
the adding is multiplied by “b” and the result of this operation is multiplied 
by “c”. The last step is to copy the result to the “a” variable.  
 
 
The CODE A needs four loads to a register, two multiplies and one 
addition. On the other hand, CODE B needs only two loads, two 
multiplies and one addition. 
 
a=b+c 
d=b+c-e 
f=d+e 
 
CODE A 
a=b+c 
d=a-e 
f=a 
 
CODE B 
  
 
 
 Change multiplications/division by adds and shifts as for example: 
 
2*x  x+x or x<<1 
4*x, 8*x  x<<2, x<<3 
   x/4  x>>2 
 
 
 Extract the maximum operations from inside the loop to outside it as the 
example below shows: 
 
 
 
 
 
 
 
 
 
 
In the CODE A, we increment the “i” variable by 1 in each iteration.  Then 
we multiple this variable by the number of rows when we access into the 
cell array. On the other hand, CODE B is more efficient because it avoid 
a multiply in each iteration, incrementing “i” by row instead of by 1.  
 
For example this technique was used in the derivative filter (explained at 
4.2.2.1.3) obtaining an important reduction of the execution time from 5,4 
ms to 0,2 ms.  
 
 
 Hardcoded functions. The typical function in digital processing is the 
convolution between a signal and a filter. Usually the programmer 
develops a function where the signal and filter are passed as 
parameters. Using this strategy, the programmer obtains a flexible 
function that could be invoked in different system. Otherwise, this is not 
the optimized one.  
 
In a typical convolution function, the system has to access to the memory 
and load each cell of both vectors (signal and filter). The best option, If 
the coefficients of the filter are fixed and its length is not too big, is to use 
define directives instead of a vector as the example below shows.    
 
In code A at the main code, we declare a buffer called “filter” of 5 
positions and we invoke the convolution function (conv). This function 
needs the input buffer or also called signal, the filter and the output as 
parameters. Inside the function, the system has to load the cell of the 
signal and the filter for each iteration and then load this result to the 
corresponding cell of the output. 
 
for (i=0; i<cols; i+=row) 
for (j=0; j<row; j++) 
 array[i+cols]=…; 
 
CODE B 
for (i=0; i<cols; i++) 
     for (j=0; j<row; j++) 
 array[i*row+cols]=…; 
 
CODE A 
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On the other hand, in code B we do not need to declare a filter at the 
main code. We invoke the convolution function (conv) which only 
requires the input buffer and the output buffer. Inside the function, the 
system has only to load the cells of the input buffer. The coefficients of 
the filter are hardcoded inside the function.  
 
Code A is flexible while Code B spends less execution time. 
 
 
 
3.2. TI DSP Libraries and intrinsic operations 
 
Texas Instruments provides highly optimized DSP software libraries for the 
C6000 family of devices. These libraries incorporate many standard math, 
image or audio functions. The programmer could use these optimized libraries, 
reducing the execution time and the developing time too.  
 
On the hand, the C6000 family has intrinsic operations that are useful to 
optimize the code, allowing the programmer to directly invoke C600 assembly 
operations. Some examples of the intrinsic operations are presented below: 
 
_amem2, _amem4, _amem8  Loads and stores 2/4/8 bytes of memory. 
_mpy, _mpyus, _mpysu   Multiplies the 16 LSBs of one variable by the 
16 LSBs of a second variable.     
       
  
 
  
The Appendix B shows the whole list of the intrinsic instructions of the C6000 
family of devices. [9] 
 
3.3. Software Pipelining 
 
The software pipelining is a technique used to optimize loops so that multiple 
iterations of the loop are executed in parallel.   
 
In the lineal execution, an instruction waits until the previous one has finished. 
Once all the instructions of an iteration are done in a loop, then the next 
iteration can start to execute again the routines. An example of lineal execution 
is presented at Fig. 3. 1 (a).   
 
In the pipeline execution, the instructions of a loop are arranged so that once 
the first instruction of the iteration 1 is done, the system starts to execute in 
parallel the second instruction of the iteration 1 and the first instruction of the 
iteration 2.  The   Fig. 3. 1 (b) shows an example of pipeline execution. 
 
In our example, each iteration of the loop is composed by five instructions (A, B, 
C, D, E) and we consider that one instruction spends one clock cycle. In the 
lineal execution we need 25 clock cycles to do five iterations of the loop. 
Otherwise, the pipeline execution only spends 9 clock cycles. 
 
 
 
 
 
 
 
Fig. 3. 1 Comparison of lineal execution (a) and pipeline execution (b) 
 
 
The pipeline can introduce delay slots. The cycles that the CPU has to wait on 
are the delay slots of the instructions; for example a load instruction spends four 
cycles of clock while a single precision floating point multiplication spends three 
Iteration 1 
It
e
ra
ti
o
n
 1
 
Iteration 5 
It
e
ra
ti
o
n
 2
 
It
e
ra
ti
o
n
 3
 
It
e
ra
ti
o
n
 4
 
It
e
ra
ti
o
n
 5
 
Migration of a stereoscopic camera system from Matlab to the TMS320DM814x Davinci platform   21 
cycles of clock. When is executed the load instruction, the CPU has to wait four 
cycles of clock until it is completed to start the next instruction. Also this 
technique is not useful when a current instruction is dependent on the result of a 
previous iteration. (e.g A2 was dependent of the result of E1). 
 
3.4. Compiler 
 
The compiler is the responsible to translate the C code into a machine 
language. The powerful the compiler is, the more optimized is the code. The 
compiler used has different options to achieve a better level of optimization.  
 
The optimization level (–opt_level) which can get a value between 0 and 3. 
Each one of the optimization level is explained below. 
 
 -opt_level=0 (-o0) 
o Allocates variables to registers. 
o Eliminates unused code. 
o Simplifies expressions and statements. 
 
 -opt_level=1 (-o1) 
o Performs all the –o0 optimizations. 
o Performs local copy/constant propagation. 
o Removes unused assignments. 
o Eliminates local common expressions. 
 
 -opt_level=2 (-o2) 
o Performs all the –o0 and –o1 optimizations. 
o Performs software pipelining. 
o Performs loop optimizations. 
o Eliminates global unused assignments. 
o Performs loops unrolling. 
 
 -opt_level=3 (-o3) 
o Performs all the –o0, –o1 and –o2 optimizations. 
o Removes all functions that are never called. 
o Simplifies functions with return values that are never used. 
o Reorders functions declarations. 
 
We use the third level of optimization to achieve the better performance. [7][10] 
 
  
CHAPTER 4. STEREOSCOPIC CAMERA SYSTEM 
VISION 
 
 
In chapter 4, the stereoscopic camera vision system is explained with a briefly 
description of each block. The reader will appreciate how the system works 
synthetically, without entering into technical knowledge or large descriptions.  
 
 As we said at the beginning, the purpose of the project is to migrate algorithms 
from a Matlab environment to an embedded environment. These algorithms 
have not been implemented in Matlab by the author of the report. The author is 
the responsible to the optimization since the images are acquired until the 
search candidates block. 
 
4.1. Stereo vision camera vision system 
 
 
A stereoscopic camera system is a system conformed by two cameras capable 
of measure the distance to an object using their images. The cameras are 
displaced horizontally from one another and they are used to obtain two views 
on a scene like the human vision like the Fig. 4. 1 below shows.  
 
 
 
 
 
Fig. 4. 1 Schematic of an stereoscopic camera system 
 
 
Knowing the separation between them and processing the images, we can 
obtain an exact distance to an object. In this project, if the stereoscopic camera 
vision system detects any kind of object in a specific region, a buzzer alarm 
and/or a led will be activated. 
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We call the left camera as master and the right camera as slave. We can see in 
the Fig. 4. 2 below an example of a raw image got it from the master camera (a) 
and other from the slave camera (b). The resolution of the image is 752*480.  
 
 
  
a). Master camera b). Slave camera 
 
Fig. 4. 2 Images from the master and slave cameras 
 
 
4.2. Block diagram 
 
The block diagram of the system is shown at Fig. 4. 3 that synthesize the 
different processing steps required to determinate the distance to an object.  
 
 
Fig. 4. 3 Block diagram of the whole stereoscopic camera system 
 
 
 
The images from the master camera and slave camera suffer a biconvex 
distortion due to the lens that needs to be corrected. The block called 
transforma gets the image and corrects the distortion of the lenses. 
 
 
  
 Then the block search looks for the edges in the image. Continuously, we find 
the search candidates that look for the common edges in both images 
generating a disparity map. The last block, disparity analysis, processes the 
disparity map and generates a signal alarm if an object is found inside a region. 
 
Each one of the blocks is described below. 
 
4.2.1. Transforma 
 
The images taken from the camera has a biconvex distortion that needs to be 
corrected. The phenomenon is shown in the Fig. 4. 4 below. In a biconvex 
distortion, the theory straight lines are curbed. The distortion is corrected using 
generated maps. The generated maps are individually for each camera, so we 
have a map for the master and another one for the slave. 
 
 
 
 
 
 
 
 
 
Fig. 4. 4 Correction of a biconvex distorsion 
 
 
Briefly explaining, the pixel map indicates where a pixel from the original image 
has to be allocated in the final image without distortion. The original pixel is 
multiplied by some constants and then is moved to its new position in the final 
image.   
 
The Fig. 4. 5 below shows an example of how a biconvex distortion is corrected 
thanks to the transforma block. In the image acquired directly to the camera, the 
straight lines are curved (a), but after the transforma block these lines would 
become straight (b). The black areas are due to that zones are not pointed for 
the pixel map. 
 
The output image of the transforma block keeps the same size of the 
distortioned image of the camera (752x480). 
 
 
Original image 
with biconvex 
distortion 
Pixel map 
Final image 
without biconvex 
distortion 
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a). Original image with biconvex distortion 
(752*480) 
b). Image after the “TRANSFORMA” 
execution. (752*480) 
 
Fig. 4. 5 Before (a.) and after (b.) of the biconvex correction distortion 
 
 
 
4.2.2. Block search 
 
The block search is composed by the edge search block and a linear 
interpolation.  This block is executed twice in every loop, once for the master 
image and other one for the slave image. In the next subsections a description 
of both blocks can be found. 
 
 
 
Fig. 4. 6 Block diagram of the Block Search 
 
 
 
 
  
4.2.2.1. Edge search 
 
The edge search block is the responsible block to find the edges of the image. 
An edge is detected when there is change in the saturation value. In the Fig. 4. 
7 below, the reader could see the block diagram of the edge search composed 
by a Gaussian filter with line decimation, a spline interpolation and a double 
derivative block. At the end, the logic block generates an image with the edges.  
  
 
 
 
 
Fig. 4. 7 Block diagram of the Edge Search 
 
 
4.2.2.1.1. Gaussian filter 
 
A Gaussian filter is a filter that smoothes an image by a Gaussian function. In 
image processing is used to reduce the image noise and reduce the details. 
The visual effect of this technique is a small smooth blur of the image. 
 
Mathematically, a Gaussian filter is a convolution of the image with a Gaussian 
function and acts as a low pass filter, reducing the image’s high frequency 
components. The equation of a Gaussian function in two dimensions is at (4.1) 
equation. 
 
           (4.1) 
 
 
 
Once the standard deviation is fixed, the coefficients of the filter can be found 
easily. The dimensions of the filter implemented are 3x3. Moreover, we 
decimate the lines of the image by a factor of 5 to reduce the computational 
cost. 
 
The resolution of the output image is 752x96. The Fig. 4. 8 shows the effects of 
the Gaussian filter.  
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a). Input image  
(752*480) 
b). Output image of the gaussian filter (752*96) 
 
Fig. 4. 8 Input and output images of the Gaussian filter 
 
4.2.2.1.2. Spline interpolation 
 
To detect the edge is needed to know exactly where the transition is done. 
Thus, we need extra pixels to determine when this transition is done thanks to 
the next two blocks (derivative filter). 
 
Instead of the linear interpolation, we use the cubic spline interpolation. The 
benefits of this interpolation resides that the value of the new pixel is 
determinated by the ten neighbors pixels of its line. The value of the pixel is 
obtained through the balanced value of these ten pixels. 
  
The new size of the output image is 2254x96.    
 
 
4.2.2.1.3. Derivative filter 
 
The derivative filter is used to know exactly the pixel transition. We concatenate 
two derivative filters. The first derivative is useful to know the maximums and 
minimums. If we apply again a derivative filter over the output of the first 
derivative filter, knowing it as second derivative, we are able to detect inflexion 
points. 
 
 
4.2.2.1.4. Logic block 
 
The logic block gets the first derivative filter and the second derivative filter to 
generate an image with the edges. We apply a filter to each one of the 
derivative signals (the 1st and the 2nd derivative). If both outputs of these filters 
are higher than a threshold, the pixel of the output image gets the value of the 
one from the first derivative filter. If not, the value of the pixel is zero.  
 
 The size of the image remains equal to the previous blocks (2254x96). 
 
  
 
4.2.2.2. Lineal interpolation 
 
A lineal interpolation of the original image after the correction of the distortion is 
needed to validate the common edges of the master and slave. We decide to 
use a lineal interpolation instead of the spline interpolation as we did before. 
 
 
 
 
 
Fig. 4. 9 Output image of the Lineal Interpolation 
 
 
The pixel value of the output image is generated through the two pixels close to 
this one. The new image (displayed in Fig. 4. 9) has a resolution of 2254x480. 
 
 
4.2.3. Search of candidates 
 
 
Once we applied the block search in both master and slave image, we analyze 
their outputs in the Search of Candidates block. Briefly explain this block looks 
for common edges of both images and stores information as the distance of a 
first and a second closer maximum of an edge and the value of this maximum 
or also called disparity.    
 
The Fig. 4. 10 shows the disparity image from the disparity map of the original 
image got it from the camera. As we can see the railways are well detected and 
the distance to the objects is encoded with the pixel value. The further is the 
object, the darkness is the pixel.   
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a). Original image from the camera 
(752*480) 
b). Disparity image 
 (752*96) 
 
Fig. 4. 10  Disparity image generated with the disparity map. 
 
 
4.2.4. Disparity analysis 
 
The disparity analysis is done to determine if an object is inside a region and 
activate an alarm. The cameras are allocated in a height of 2.5 m, so the point 
of view is not parallel to the ground plane. The first step to do in this block is to 
find the ground plane. It will allow us to change the cameras point of view 
through image processing. 
 
Once the perspective is changed, we can define a zone of interest of this image 
and process if this box is empty or not. If the number of found edges inside the 
box is higher than a threshold, an alarm will be generated.  
  
CHAPTER 5.  RESULTS OF THE MIGRATION  
 
 
 
The results of the implementation from Matlab to the embedded system are 
presented below. First of all, we provide an example of the evolution of the time 
execution of a function. The reader could see the importance of the 
implemented techniques in an algorithm. Then the final results are presented. 
  
5.1. Evolution of the execution time in an algorithm 
 
The most common function in signal processing is the convolution between two 
signals. Following this criteria, we choose the Gaussian filter algorithm as 
example of how the execution time can be decreased. The Gaussian filter 
algorithm, as the other functions, has been implemented first in Matlab. Matlab 
is a powerful mathematical software that can operate arrays easily. It is able to 
generate a C code from the Matlab code. However, this code is not efficient and 
the best mode to achieve the optimization is writing again algorithm in C.  
 
The size of the image has changed while the report of the master thesis was 
written. These modifications are done to obtain a better performance of the 
system. The department responsible for the development of the algorithms in 
Matlab decides that the best resolution is 752x480.  However, the results shown 
in this section are obtained with the same size of the image: 1153x923.  
 
The Fig. 5. 1 displays the evolution of the execution time in the Gaussian filter. 
We can appreciate that the C code generated by Matlab spends 192,7ms. The 
code generated by Matlab has some features that makes it not suitable for our 
application: 
 
  Declarates all the variables as double (64 bits).  
 
  Makes a copy of the array to be sure that the size of the array is the 
required one and avoid memory access problems. 
 
  Checks the dividend in each division to avoid a division by zero. 
 
Once we see the poor efficiency of the C code of Matlab, we decide to write 
again the algorithm. We start the implementation of the Gaussian filter in the 
ARM side where the function has as parameters the input image, the filter and 
the output image. We obtain a considerable reduction from 192,7 ms to 154 ms. 
As the coefficients of the filter are constant, we decide to hardcoded them. This 
technique reduces the spend time in memory access.  
 
At this point the arrays are defined as integer 32b (int) when the maximum 
possible value after the filter fits in integer 16b (short). Using the properly size of 
the variables, the execution time is reduced until 68,8 ms. 
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 After that we implement the function in the DSP side obtaining an important 
reduction of the spend time by the function. Moreover if we use compiler 
intrinsic instructions, the execution time decreases until 18,2 ms.  
  
 
Fig. 5. 1 Evolution of the execution time 
 
 
The optimization level achieved until the “Assembler” point (18,2 ms) respect to 
the first version of the algorithm “C Matlab” (192,7) is about 91%. The Table 5. 1 
presents the percentage of optimization in each step respect to the C code 
generated by Matlab.  
 
 
Table 5. 1 Percentage of optimization 
Percentage of optimization 
Algorithms 19,82% 
Hard code filter 25,22% 
Int 16 64,30% 
DSP 89,88% 
Assembler 90,56% 
 
 
 
The Gaussian filter is concatenated with decimation, so we decide to implement 
the decimation inside the Gaussian filter. At the end, the execution time of the 
Gaussian filter is 8,7 ms. Notice that the Matlab code has not implemented the 
decimation inside the algorithm. 
 
 
  
5.2. Errors due to the migration 
 
The fact to migrate from the Matlab enviornment to the TMS320DM814x causes 
some errors. The Matlab code rounds the float values while the system 
truncates it. It provokes a number of erroneous pixels that need to be checked 
to determinate if the algorithm is affected or not.  Although all the buffers and 
variables are defined as integers, there are operations that can introduce errors 
like the divisions or shifts. 
 
We have calculated the error on each block processig the same input buffer in 
Matlab and in the embedded system. We get the output buffer for each function 
implemented in the system and then we compare to the Matlab output.  
 
We define an erroneous pixel as the pixel that its value in Matlab differs from 
more than one its value in the TMS320DM814x. The Table 5. 2 presents the 
percentage of error in each function. We can observe that the error in each 
function alone is neglible, but if we concatenate the different blocks the error 
rises to 2 %. However the system is unaffected by this percentage of error. 
 
 
Table 5. 2 Errors on each function due to the migration 
 
Function Nº of pixels Erroneous pixels Error 
Gauss Filter 72.192 0 0,% 
Interp. Horizontal 216.384 30 0,014% 
DX filter 216.384 0 0% 
Arith. Block 216.384 303 0,140% 
Block search 216.384 4.370 2,020% 
Interp. Full 1.081.920 16 0,001% 
 
 
5.3. Final results 
 
The execution time of each function of the block search (Gauss filter, interp. 
Horizontal, DX filter, Arith. Block) and the interpola full is detailed in  the Table 
5. 3. We can see the different development stages, from the Matlab 
enviornment to the DSP.  The yellow cells indicate which side of the system 
(ARM or DSP) is selected to run each function. The  average optimization level 
obtained is above 93% respect to the C Matlab code. 
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Table 5. 3 Execution time of each function in the different stages  
 
Function Matlab 
(ms) 
C Matlab 
(ms) 
ARM 
(ms) 
DSP 
(ms) 
Optimization 
Transforma 1.536 483,5 35,41 36,2 93,09% 
Gauss filter 252 69,4 5,8  3,1 95,53% 
Interp. 
Horizontal 
621,20 107,2 6,9 4,7 95,62% 
DX filter 920,3 10,1 5,4 0,2 98,02% 
Arith. Block 394 32,6 14,02 1,5 95,40% 
Interp. Full 3.360 80,9 9,4 15,3 81,09% 
 
 
 
The call sequence is composed by three blocks (see Table 5. 4) that are 
invoked twice. As we said in the Chapter 2, the C6Accel adds an overhead in 
each call to the DSP. When we run the block search in the DSP, we have to 
add an overhead of 5,8ms to the execution time.   
 
Table 5. 4 Functions on the call sequence  
Function Execution time (ms) 
Transforma 35,41 (ARM) 
Block Search 15,5 (DSP) 
Interpola full 9,4  (ARM) 
 
 
 
Once we choose the running side for each function, we can decide the strategy 
to obtain the maximum performance. As we comment in the chapter 2, the 
C6Accel allows a parallel working of both sides of the system. We execute the 
block search (gauss filter, interpolation horizontal, DX filter and arithmetic block) 
in the DSP and the interpolation full in the ARM. 
 
There are three different options of call sequence for our application as the Fig. 
5. 2 shows.  The first two sequences (a, b) execute first the algorithm of the 
master camera (orange) and wait until it has finished to start the algorithm of the 
slave camera (blue). The main difference between them is that in a) the system 
is set to work in synchronous mode, while b) in asynchronous mode. In 
synchronous mode, the ARM waits until the DSP has finished its function. On 
the other hand, in asynchronous mode, the ARM and DSP run in parallel. The 
third option is to combine the slave and master image algorithm to obtain the 
best optimization in the call sequence.  
 
The third option call sequence starts acquiring the images of both cameras and 
correcting the camera distortion of the master. After that, we invoke the block 
search of the master that runs in the DSP and the transforma function of the 
slave at the same time. The system is set to wait until the DSP finishes its 
algorithm to start the next block: interpola full of the master. After that at the 
same time, the interpola full of the master and the block search of the slave 
  
image starts. The interpola full of the slave image is also executed while the 
block search of the slave image is running. 
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Fig. 5. 2 Call sequence of the functions 
  
 
The faster call sequence is the third option, as we can observe in Table 5. 5, 
with an execution time of 94,7 ms. This sequence can be done because the 
block search and the interpola full are independent functions. 
  
 
Table 5. 5 Execution of each call sequence option 
 Call sequence Execution time(ms) 
Option a) 120,62 
Option b) 101,57 
Option c) 94,7 
 
 
The running time of the system with the C Matlab in the ARM side for the call 
sequence is 1,587 s (793,8 ms for each camera). On the other hand, after the 
optimization, the execution time of the system is only 94,7 ms for both cameras. 
The level of optimization achieved is 94,03%. If we compare with the Matlab 
environment (8,003 s for each camera), the level optimization achieved is 
98,81%.  
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CHAPTER 6. CONCLUSIONS 
 
6.1. Reached targets 
 
The target of the project has been the migration from the Matlab world to an 
embedded system of a stereoscopic camera system. This implementation has 
been done with the TMS320DM814x evaluation board of Texas Instruments. 
We have decided to use this board for the framework agreement between 
Texas Instruments and IDNEO. The board is equipped with an ARM and DSP 
that are easily intercommunicate through the C6Accel API. This API allows the 
memory share between them, parallel working and creates an easy codec 
interface to call functions running in the DSP from the ARM. 
 
The main problem of an image processing system is the execution time of the 
system. The idea of the Argus project is provide a safety tool to the railway 
employees. The execution time has been reduced with the different methods 
presented in the report. The methods used algorithms techniques that try to 
minimize the operations or memory accesses in each iteration of the loop.  
Others important tools to optimize the system are the software pipeline that is 
provided by the C6Accel and the powerful compiler that reduce and reorganize 
the code. 
 
The objective of the master thesis was to reduce the execution time since the 
images are captured to the edges are detected. The C code generated by 
Matlab spends 1,587 s, while the code implemented by the author spends only 
94,7 ms, that means an optimization of  94,03%. If we compare with the 
execution time in Matlab (8.003 ms), the optimization level increases up to 
98,8%.   
 
The problems found during the master thesis have been solved with the TI 
literature ([7], [8], [9], [10]) and the TI forum ([6]). The main problems are 
related to the memory management and the interaction between the DSP and 
ARM. 
 
 
6.2. Future work lines 
 
A huge part of the code has been optimized but there is still code to optimize. 
Nowadays we are working on the optimization of the other algorithms to achieve 
a real time stereoscopic camera system. Now the system is able to detect and 
generate an alarm (buzzer and/or a led) if an object is placed in a determined 
zone. In a closer future, the Argus will split the detection zone in three zones to 
discern better the dangerous level. We are also working in the objects 
classification to determine if the object detected is a person or not. 
 
The last step will be the implementation of the system in a passengers train.     
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APPENDIX A. IMPLEMENTATION OF THE C6ACCEL IN 
THE MAIN CODE 
 
A.1. ARM main code 
 
When a user wants to integrate the C6EZAccel in his/her ARM application 
should follow some steps or rules. 
 
 
 First of all, we have to include in the Appmain all the files needed for the 
Codec Engine: 
 
 
#include <ti/sdo/ce/Engine.h> 
#include <ti/sdo/ce/CERuntime.h> 
#include <ti/sdo/ce/osal/Memory.h> 
 
 
 The next step is to include the C6EZAccel application codec header file.  
 
#include “../c6accelw/c6accelw.h” 
 
 
 The user has to declare a C6accel Handle 
 
C6acccel_Handle hc6accel=NULL; 
 
 
The C6accel_handle is a handle to the C6Accel Object defined as: 
 
 
C6accel_Object{ 
 Engine_Handle hEngine; 
 UNIVERSAL_Handle hUni; 
 E_CALL_TYPE callType; 
} C6accel_Object;  
 
 
The object carries the Engine Handle and the iUniversal Handle required 
for the current instance.  The parameter E_CALL_TYPE defines the 
working mode of the device. If the parameter takes the value ASYNC, the 
ARM and DSP will work simultaneously. In the other hand, if it takes the 
value SYNC, the ARM will wait until the DSP finished its processes. 
 
  
 The engine name and alg name has to be defined with the same name 
as we configured the .cfg file. The default name by the alg name is 
c6accel. 
 
 
#define ENGINENAME “ti8148” 
#define ALGNAME “c6accel” 
 
 
 The follow instruction initializes the codec engine runtime. 
 
 
CE_Runtime_init(); 
 
 
 After the initialization of the codec engine runtime, the user generates the 
C6accel handle. 
 
hC6accel=C6acccel_create(engineName, NULL, algName, NULL); 
 
The arguments of the function are described below: 
 
1. engName= Engine Name 
2. hEngine= Engine Handle 
3. algname=Algorithm name 
4. hUniversal= Universal handle 
 
The function returns a C6Accel Handle from the Engine Handle and 
Universal handle. 
 
 At this point, the user can make calls to kernels in the codec using API 
calls and develop its own functions or kernels.  After the main code, the 
user has to delete the c6accel handle and free all the buffers created in 
it.  
 
 
if(hC6)  
c6accel_delete(hC6); 
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We attach an example of a main code: 
 
/* CODEC ENGINE INCLUDES */ 
#include <ti/sdo/ce/Engine.h> 
#include <ti/sdo/ce/CERuntime.h> 
#include <ti/sdo/ce/osal/Memory.h> 
 
/* SYSTEM TIME INCLUDE */ 
#include <sys/time.h> 
 
/* C6ACCEL AND LIBRARIES INCLUDE */ 
#include "../c6accelw/c6accelw.h" 
#include "../../src/C6accel_ti_dsplibFunctionCall.h" 
#include "../../src/C6accel_ti_mathlibFunctionCall.h" 
#include "../../src/C6accel_ti_opencvlibFunctionCall.h" 
#include "../../src/C6accel_ti_imglibFunctionCall.h" 
 
/* DECLARE A C6ACCEL HANDLE */ 
C6accel_Handle hC6accel = NULL; 
 
/*DEFINE OF THE ENGINENAME AND ALGNAME*/  
#define ENGINENAME "ti8148" 
#define ALGNAME "c6accel" 
 
Int main (Int argc, char *argv[]) 
{ 
   /* CREATE THE MEMORY PARAMS */ 
  Memory_AllocParams memParams = Memory_DEFAULTPARAMS; 
    
  /* CODEC ENGINE INITIALIZATION */ 
   CE_Runtime_init(); 
 
   /* GENERATE THE C6ACCEL HANDLE */ 
   hC6accel = C6accel_create(ENGINENAME, NULL, ALGNAME, NULL); 
 
 /*DEFINE A CACHED AND CONTIGUOUS MEMORY TO GET THE BEST PERFOMANCE */ 
   memParams.flags = Memory_CACHED; 
   memParams.type = Memory_CONTIGHEAP; 
 
  /* CREATE THE BUFFERS FOR USE BY ALGORITHMS */ 
       Buffer1 = Memory_alloc(framesize, &memParams); 
   if (Buffer1 == NULL)  
        goto end; 
   else 
       Memory_cacheWbInv(Buffer1, framesize); 
    
  /* CHECK FOR FAILURE */   
   if(hC6==NULL) 
 goto end; 
  /***************************************************/ 
  /* USER CODE WITH THE CALLING DSP FUNCTION  */   
  
  /***************************************************/ 
  end: 
 
  /* TEAR DOWN C6ACCEL AND THE BUFFERS USED IN THE ALGORITHMS */ 
   if(hC6) 
 c6accel_delete(hC6); 
   if(Buffer1) 
       Memory_free(Buffer1, framesize, &memParams); 
} 
 
A.2. Implementing a new DSP kernel 
 
We will explain how to create your own DSP kernel with an example step by 
step. The example kernel is a function that multiplies two arrays element by 
element and save the result in a third array. 
 
 
1. First of all we write the algorithm of the function. In our case: 
 
void mult2array(short * array1, 
     short *array2, 
               short nelement, 
    short *result){ 
 short i=0; 
 
 for(i=0;i<nelements;i++) 
 result[i]=array1[i]*array2[i]; 
 
} 
 
The code has to be included in the DSP source files (/dsp/alg/src) 
with the name mult2array.c 
 
2. Once the code is implemented, the user needs to define a unique 
function ID. We declare an ID to our function in the next two files: 
 
a.  iC6accel_ti.h: In this file is set the main function ID and the 
parameters of the function. We define the function ID as: 
 
 
#define MATH_MULT2ARRAY  0x02030001 
 
 
Taking into account the Table 2. 2, we have defined our 
function with an independent vendor code of TI and as a 
Migration of a stereoscopic camera system from Matlab to the TMS320DM814x Davinci platform   41 
math function. Then we also have to define the parameters 
of the function as list below: 
 
 
typedef struct DSP_mult2array_Params 
{ 
unsigned int array1_InArrID1; 
 unsigned int array2_InArrID2; 
int nelements;                                                      
    unsigned int result_OutArrID1 
}DSP_mult2array_Params; 
 
    
The buffers are defined as a pointer to its first memory 
position. The memory address is composed of 16 bits. 
 
b. C6accel.h: The file must main consistency with the function 
ID of the a) file. We set the function ID as: 
 
#define F_ MULT2ARRAY  0x00000001 
 
The function defined as MATH_MULT2ARRAY ID is used 
to determine the library. Once inside the library, the F_ 
MULT2ARRAY ID is needed to determine which function 
has to invoke. 
 
3. The next step is to insert the case statement for the kernel. We 
include the case statement in the math library  
(C6accel_ti_mathFunctionCall.c). 
 
 
int C6ACCEL_TI_mathlibFunctionCall(void *pFnArray,int fxnID,XDM1_BufDesc *inBufs, 
XDM1_BufDesc *outBufs) 
{ 
Int32 fxnidMsk= FXN_ID_MASK; 
 
 // MATHLIB functions  
 
           switch ( fxnID & fxnidMsk) 
{ 
            case(FUNCTION1_FXN_ID): 
{ 
  /* ………………*/ 
 } 
 break; 
 
case(F_MULT2ARRAY_FXN_ID): 
{ 
  
// Create the parameter structure of the function 
DSP_mult2array_Params *DSP_mult2array_paramPtr; 
DSP_mult2array_paramPtr = pFnArray; 
  
//Check if the parameters are correct 
If( (DSP_mult2array_paramPtr ->array1_InArrID1>INBUF15)  
    | ( DSP_mult2array_paramPtr->array2_InArrID2>INBUF15) 
   | ( DSP_mult2array_paramPtr ->nelements) < 0 
      | ( DSP_mult2array_paramPtr->result_OutArrID1)>OUTBUF15)) 
           return(IUNIVERSAL_EPARAMFAIL); 
           
// Call the implemented function            
else     
mult2array(  
(short*) inBufs->descs[DSP_mult2array_paramPtr -
>array1_InArrID1].buf, 
(short*) inBufs->descs[DSP_mult2array_paramPtr -
>array2_InArrID2].buf, 
 DSP_mult2array_paramPtr ->nelements, 
  (short*) outBufs->descs[DSP_mult2array_paramPtr-
>result_OutArrID1].buf); 
 
 } 
 break; 
}  
return(0); 
} 
 
 
4. The step 4 consist of create the C6Accel ARM side API call. The 
below code should be added in the “c6accelw.c” file. The API 
contains a C6accel handle argument in addition to all the 
arguments of the original DSP kernel call. All the C6Accel APIs 
return error codes, so the return values are always integers. In our 
case we have to included: 
 
int C6accel_DSP_mult2array(  
C6accel_Handle hC6accel, 
short* restrict ptr_array1,    
           short* restrict ptr_array2, 
int npoints, 
short* restrict ptr_result   
) 
{ 
    XDM1_BufDesc             inBufDesc; 
    XDM1_BufDesc             outBufDesc; 
    XDAS_Int32                   InArg_Buf_size; 
    IC6Accel_InArgs            *CInArgs; 
    UNIVERSAL_OutArgs     uniOutArgs; 
    Int status; 
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    /* Define pointer to function parameter structure */ 
    DSP_mult2array_Params *fp0; 
    XDAS_Int8 *pAlloc; 
 
    ACQUIRE_CODEC_ENGINE; 
 
    /* Allocate the InArgs structure as it varies in size*/ 
    InArg_Buf_size=   sizeof(Fxn_struct)+ 
                       sizeof(DSP_mult2array_Params)+ 
                       sizeof(CInArgs->size)+ 
                       sizeof(CInArgs->Num_fxns); 
 
pAlloc = (XDAS_Int8 *)Memory_alloc(InArg_Buf_size, 
&wrapperMemParams); 
 
    CInArgs= (IC6Accel_InArgs *)pAlloc; 
    uniOutArgs.size    = sizeof(uniOutArgs); 
 
    /* Set up buffers to pass buffers in and out to algorithm  */ 
    inBufDesc.numBufs  = 2; 
    outBufDesc.numBufs = 1; 
 
    /* Fill in input/output buffer descriptor parameters and manage ARM cache*/    
CACHE_WB_INV_INPUT_BUFFERS_AND_SETUP_FOR_C6ACCEL(ptr_arra
y1,0,npoints*sizeof(short)); 
CACHE_WB_INV_INPUT_BUFFERS_AND_SETUP_FOR_C6ACCEL(ptr_arra
y2,1,npoints*sizeof(short)); 
CACHE_INV_OUTPUT_BUFFERS_AND_SETUP_FOR_C6ACCEL(ptr_result,
0,npoints*sizeof(short)); 
 
    /* Initialize the extended InArgs structure */ 
    CInArgs->Num_fxns = 1; 
    CInArgs->size     = InArg_Buf_size; 
 
    /* Set function Id and parameter pointers for first function call */ 
CInArgs->fxn[0].FxnID     = MATH_MULT2ARRAY _FXN_ID; 
CInArgs->fxn[0].Param_ptr_offset = sizeof(CInArgs->size)+sizeof(CInArgs-
>Num_fxns)+sizeof(Fxn_struct); 
 
     /* Initialize pointers to function parameters */ 
    fp0 = (DSP_mult2array_Params *)((XDAS_Int8*)CInArgs + CInArgs-
>fxn[0].Param_ptr_offset); 
 
    /* Fill in the fields in the parameter structure */ 
    fp0->array1_InArrID1  = INBUF0; 
    fp0->array2_InArrID2  = INBUF1; 
    fp0->result_OutArrID1 = OUTBUF0; 
    fp0->npoints= nelements; 
 
    /* Call the actual algorithm */ 
    if (hC6accel->callType == ASYNC) 
      { 
 /* Update async structure */  
  if (c6accelAsyncParams.asyncCallCount!=0) 
{  
             status = UNIVERSAL_EFAIL; 
            printf("Async call failed as %d are still pending\n"); 
           } 
 
  
  else{ 
           /* Context Saving */ 
           c6accelAsyncParams.asyncCallCount++; 
           memcpy(&(c6accelAsyncParams.inBufs),&inBufDesc, sizeof 
(XDM1_BufDesc)); 
           memcpy(&(c6accelAsyncParams.outBufs), 
&outBufDesc,sizeof(XDM1_BufDesc)); 
           memcpy(&(c6accelAsyncParams.inArgs), 
CInArgs,sizeof(UNIVERSAL_InArgs)); 
 
           
memcpy(&(c6accelAsyncParams.outArgs),&uniOutArgs,sizeof(UNIVERSAL_O
utArgs)); 
           c6accelAsyncParams.pBuf = pAlloc; 
           c6accelAsyncParams.pBufSize = InArg_Buf_size; 
 
           /* Asynchronous Call to the actual algorithm */ 
           status = UNIVERSAL_processAsync(hC6accel->hUni, &inBufDesc, 
&outBufDesc, NULL,(UNIVERSAL_InArgs *)CInArgs, &uniOutArgs); 
 
           } 
 
      } 
 
    else{ 
 
      /* Synchronous Call to the actual algorithm */ 
      status = UNIVERSAL_process(hC6accel->hUni, &inBufDesc, &outBufDesc,  
NULL,(UNIVERSAL_InArgs *)CInArgs, &uniOutArgs); 
 
      /* Free the InArgs structure */ 
      Memory_free(pAlloc, InArg_Buf_size, &wrapperMemParams); 
 
     } 
    RELEASE_CODEC_ENGINE; 
return status; 
} 
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APPENDIX B. COMPILER INTRINSICS INSTRUCTIONS 
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APPENDIX C. COMMERCIAL BROCHURE OF THE 
SYSTEM 
 
The Appendix C shows the commercial brochure of the system used to promote 
it in conventions. 
 
 
  
 
 
 
 
